We assess independently the impact of high-temperature substrate annealing and metal deposition conditions on the coherence of transmon qubits in the standard 2D circuit-QED architecture. We restrict our study to devices made with aluminum interdigital capacitors on sapphire substrates. We record more than an order-of-magnitude improvement in the relaxation time of devices made with an annealed substrate, independent of whether a conventional evaporator or molecular beam epitaxy chamber was used to deposit the aluminum. We also infer similar levels of flux noise and photon shot noise through dephasing measurements on these devices. Our results indicate that substrate annealing plays a primary role in fabricating low-loss qubits, consistent with the hypothesis that substrate-air and substrate-metal interfaces are essential factors limiting the qubit lifetimes in superconducting circuits.
We assess independently the impact of high-temperature substrate annealing and metal deposition conditions on the coherence of transmon qubits in the standard 2D circuit-QED architecture. We restrict our study to devices made with aluminum interdigital capacitors on sapphire substrates. We record more than an order-of-magnitude improvement in the relaxation time of devices made with an annealed substrate, independent of whether a conventional evaporator or molecular beam epitaxy chamber was used to deposit the aluminum. We also infer similar levels of flux noise and photon shot noise through dephasing measurements on these devices. Our results indicate that substrate annealing plays a primary role in fabricating low-loss qubits, consistent with the hypothesis that substrate-air and substrate-metal interfaces are essential factors limiting the qubit lifetimes in superconducting circuits.
Significant advances in the coherence of superconducting qubits [1] have facilitated their emergence as a serious candidate for quantum information processing applications [2] . These advances have followed in part from extensive studies highlighting the role of device geometry [3] [4] [5] , the electromagnetic environment [6, 7] , and constituent materials [8] [9] [10] [11] [12] on energy loss in superconducting circuits. In particular, superconducting coplanar waveguide resonators and qubits with planar geometries have exhibited substantially improved performance when fabricated using molecular beam epitaxy (MBE)-grown aluminum, deposited on sapphire substrates annealed at high temperatures [5, 8] . While this improvement is likely due to a reduction in the surface loss at the various metal and substrate interfaces [3] , it remains an open question whether the reduction arises primarily from substrate preparation, metal growth conditions, or their combination.
In this Letter, we study independently the effects of substrate preparation and metal growth conditions to identify which (if either) is the dominant contributor to observed improvements in qubit coherence. To do this, we use frequency-tunable transmons shunted with an interdigital capacitor (IDC) as a benchmark qubit [13] . We first perform an annealing test : a T 1 characterization of transmons fabricated on annealed and non-annealed sapphire substrates using the same conventional evaporator to deposit the aluminum IDCs. We then perform a deposition test : a T 1 characterization of transmons with IDCs comprising aluminum deposited in highervacuum (MBE) and lower-vacuum (conventional evaporator) chambers on similarly annealed sapphire substrates. Additionally, we perform a geometry test by comparing the T 1 of transmons with different IDC finger sizes. To make a comparison across devices at dif-ferent frequencies, we parameterize T 1 as a frequencyindependent quality factor Q. We obtain Q > 10 6 for qubits on annealed substrates irrespective of the deposition method, whereas the Q is more than an order of magnitude lower for devices fabricated on non-annealed substrates. We furthermore demonstrate that Q increases with larger IDC size, consistent with earlier works [3] [4] [5] . For completeness, we also measured T 2 and found the observed dephasing times to be consistently explained by photon number fluctuations in the resonator, independent of the deposition method and device geometry.
The fabrication steps for the substrate annealing were similar, and subsequent junction patterning was nominally identical for all transmon samples presented in this work. All wafers were cleaned in solvents prior to metal deposition. Then, for the deposition test on annealed wafers, we compared the following approaches:
• High-vacuum electron-beam aluminum deposition (conventional evaporator): 50-mm sapphire wafers were annealed in a furnace tube with a dry atmosphere environment (80:20 nitrogen:oxygen) at 1100 • C. After annealing, the wafers were transferred to a standard evaporation chamber (base pressure 10 −7 Torr), where 150 nm of electronbeam-evaporated aluminum was deposited at a rate of 5
• Ultra-high vacuum (UHV) aluminum deposition (MBE chamber): 50-mm sapphire wafers were annealed in the MBE growth chamber (base pressure 10 −11 Torr) at 900
• C. Without breaking vacuum, 235 nm of aluminum was deposited from an effusion cell at a rate of 0.25 • A/s. During deposition, the wafer was heated to 150
• C.
In the context of this work, we believe (and our results suggest) that above differences in annealing procedures, attributable to our standard growth practices, do not significantly impact our conclusions. For the annealing test, we compare against a non-annealed substrate with ), and the average dielectric quality factor Q diel are calculated or inferred values (see text). Additional qubit and readout resonator parameters are available in the Supplementary Materials [14] 180 nm of aluminum deposited, concurrently with the Josephson junction fabrication, using double-angle evaporation in the same conventional evaporator. While this comparison admittedly represents a substantial difference in capacitor formation and thus lacks strict experimental control, it does reflect a common fabrication approach used in the community and is therefore of practical interest.
Representative relaxation times for transmon samples with different types of deposition, annealing, and IDC geometry are shown in Table I . To compare qubits at different frequencies, we need to infer a frequency-independent quality factor for each sample. We therefore assume dielectric loss and model it with an equivalent noise admittance seen by the junction [14] . Assuming the coupling Hamiltonian between the qubit and the dissipative admittance of the form H = (Φ 0 /2π)φ ·Î N , we calculate the decay rate between desired qubit levels using Fermi's golden rule. Hereφ is the phase operator associated with the Josephson junction andÎ N is the fluctuating current sourced by the admittance. For a transmon circuit with charging energy E C and Josephson energy E J with E J /E C 1, the matrix elements between successive levels of the transmon, j + 1|ϕ|j = Frequency (GHz) [14] . The upward trend in T1 with decrease in fge is well described by the dielectric-loss dominated decay model of Eq.
(1).
1/4 , are those of a simple harmonic oscillator to leading order in (E C /E J ). This gives a simplified expression for qubit decay rate as [14] 
with ω ge = 2πf ge . Here (Q S , Q J ) and
represent the frequencyindependent quality factors and participation ratios associated with the external shunt capacitance C S and the junction self-capacitance C J , respectively. Since C S C J , we have p J p S ≈ 1; this implies the qubit decay is dominated by the loss in the shunt capacitor [21] . Assuming the capacitive loss to be contributed entirely by the dielectric substrate, we infer a Q diel ≈ Q S as a fit parameter from T 1 data.
For the annealing test, we compare samples 1, 2 and 3 -samples with IDCs nominally identical in geometry and deposited using a conventional low-vacuum evaporator. A key fabrication difference was that, unlike samples 1 and 2, the substrate for sample 3 was furnace-annealed at 1100
• C prior to aluminum deposition. Based on T 1 times for these samples, we infer more than an order of magnitude higher Q diel for sample 3 as compared to samples 1 and 2; this underscores a significant improvement in qubit coherence correlated with substrate annealing. We note that, however, that the capacitor fabrication processes also differed substantially (single versus doubleangle evaporation with oxidation step), and we cannot rule out that some portion of this improvement is related to these differences.
For the deposition test, we compare sample 3 with 4 and sample 5 with 6. The sapphire substrates of all these samples received a high-temperature anneal prior to IDC deposition. However, while the subsequent IDC deposition for samples 3 and 5 was performed in a conventional evaporator, that for samples 4 and 6 was done at ultra-high vacuum in an MBE chamber. As can be seen from data in Table I , there is no significant difference in T 1 or inferred Q diel values between samples 3 and 4 or between samples 5 and 6. These results indicate that there is no significant difference in coherence between qubits obtained with higher-vacuum or lowervacuum e-beam evaporation of the metal, whereas there is a significant difference between qubits with annealed and non-annealed substrates.
Finally for the geometry test, we compare Q diel values across samples 3 to 7, all of which were fabricated on annealed substrates and had different IDC geometries. We see a consistent improvement in Q diel values with increased spacing between the IDC fingers from 3 to 7. This trend further corroborates the importance of substrate quality as increased spacing between the interdigitated fingers reduces the surface participation in the shunt capacitor. For samples 5, 6, 7, the three transmons with largest spacing between IDC fingers, we measured T 1 times in excess of 10 µs, corresponding to an average Q diel > 10 6 over the entire qubit spectrum [22] . The highest T 1 = 35 µs is measured on sample 7 -a transmon prepared using standard low-vacuum evaporation on an annealed surface with a 25 µm spacing between IDC fingers; detailed measurement of T 1 variation with qubit transition frequency ω ge for this device is shown in Fig.  1 . [23] We further investigated the differences in quality of films and interfaces, between low and high vacuum IDC deposition, using scanning transmission electron microscope (STEM) imaging. Focused ion beam (FIB) lamellae were prepared by cross-sectioning the shunt capacitors of transmons that were concurrently fabricated on the same wafers as samples 6 and 7 in Table I . As shown in Fig. 2 , the aluminum grains for the two films are significantly different; the grains of the film deposited in low-vacuum are approximately 50 nm to 300 nm in width, whereas the aluminum grains for the film deposited in high-vacuum conditions are typically larger than 300 nm reaching up to micron or more in size. High-magnification images of the sapphire-aluminum in-
STEM images of films on annealed sapphire substrates, deposited under high-and low-vacuum conditions. The films imaged using STEM were crosssectioned from the capacitor region of sample 6 (left panels) and sample 7 (right panels) respectively. Top panels show the grain structure of the aluminum films. Bottom panels are high-resolution images of the sapphire-aluminum interfaces. Additional STEM cross-sectional images of the aluminum films and interfacial layers are included in the Supplementary Materials [14] .
terfaces of the films detail the presence of a 0.5 nm-thick interfacial layer in sample 7 and no interfacial layer in sample 6. Both of these imaging results are consistent with expectations based on the film annealing and fabrication; the aluminum film in sample 6 was expected to have larger grains since it was deposited at a 10× slower rate than the aluminum film for sample 7. Additionally, since sample 7 was exposed to air between the annealing and evaporation steps, it was expected that a thin contaminant layer would reform at the surface after annealing and lead to an interfacial layer at the metalsubstrate interface. The relative purity of this interface (as corroborated by a chemical composition profile of interfaces [14] ) may also contribute to the slightly higher Q diel observed in samples 4 and 6, as compared to 3 and 5 with nominally identical geometries; however, this is a relatively minor effect as compared with the presence or absence of substrate annealing.
We also assessed the effect of the low-and highvacuum metal deposition on qubit dephasing, by performing Ramsey and echo experiments at different flux biases on the highest Q diel devices obtained with each of the protocols -namely samples 6 and 7 (Table II) . Each of the Ramsey and echo traces was fitted to a combined Gaussian and exponentially decaying envelope of the form f R,E (t) = e
to obtain the reported decay times. Figure 3 details representative data and fits measured at three different flux bias points for sample 7. As the qubit was progressively biased away from the sweet spot, the dephasing times evolved from being white-noise dominated to 1/f -noise dominated, as reflected by the change in the envelope shapes and the suppression of the Gaussian decay times for both Ramsey (d) , generated using the exponential and Gaussian decay times obtained from the fits in (a), validates the methodology followed to obtain the dephasing times reported in Table II. and echo traces (Table II) . Assuming a noise spectral density for intrinsic flux fluctuations of the form S(f ) = A/f , the Gaussian part of the echo decay relates to the total flux noise amplitude A as (T [15] where D Φ = |∂ω ge /∂Φ| denotes the slope of the qubit transition with respect to flux. From the T E 2g measurements in the flux-noise dominated regime, we infer comparable values of A = (1.5 µΦ 0 ) 2 to (3 µΦ 0 ) 2 for both samples 6 and 7. These results are consistent with typical flux-noise densities reported previously for superconducting qubits.
Further, the corresponding pure dephasing times,
, evaluated at/near the flux sweet spot were limited by white noise in both these transmons [24] . Under the assumption that this white noise component was due entirely to photon shot noise in the readout resonator, we can infer the (residual) photon population n in the resonator in the weak dispersive regime (χ/κ < 1 for both the samples [14] [16] . For both samples 6 and 7, we obtain an average photon number n ≈ 0.007. Thus, longer dephasing times observed in sample 6 (3-5 times higher than those for sample 7) are consistent with this same level of photon population in the resonator, once we account for the differences in κ and χ for the two samples, i.e., κ 6 /κ 7 ≈ 1.75 and χ 6 /χ 7 ≈ 0.5. These estimates for background shot noise magnitude are in agreement with that obtained from independent and detailed measurements of the shot noise spectrum performed on flux qubits in the same setup [17] . They correspond to effective temperatures of ∼ 80 mK for the resonator mode. Similar temperatures and thermal photon populations have been reported previously in other cQED setups [18, 19] .
In summary, we studied independently sapphire substrate annealing (annealing versus no annealing) and aluminum metal deposition (high versus low vacuum growth chamber) to identify which (if either) is the dominant contributor to observed improvements in qubit coherence. We found that annealing the substrate provided a substantial improvement in T 1 , irrespective of whether the aluminum was grown in a conventional evaporator (low vacuum chamber) or an MBE system (high vacuum chamber). These results are consistent with the hypothesis that metal-substrate and substrate-air interfaces (rather than the bulk metal) are the dominant loss channels in contemporary superconducting qubits and resonators. We furthermore demonstrated improvements to T 1 by altering the capacitor geometry, and thereby its electric field distribution, to reduce the participation of those loss channels. In the context of dephasing, we found similar levels of flux noise and resonator photons for qubits on annealed substrates, irrespective of the type of deposition. We note that these measurements were performed on standard IDC geometries for transmons; based in part on these results, we have successfully employed substrate annealing and optimized capacitor designs to achieve T 1 ≥ 50 µs and T E 2e ≈ 2T 1 in capacitively shunted flux qubits [17] . Our results strongly motivate more systematic studies of annealing on different qubit designs and materials, as well as prospects of high-quality substrate preparation method alternatives to MBE deposition.
TABLE S1: Parameters for the transmon qubits. All the parameters were measured (or inferred) from qubit and resonator spectroscopies.
The transmon E J , E C were inferred from qubit spectroscopy. The dispersive coupling strength g was estimated from qubit-induced Lamb shifts of the respective resonators, which were verified with two-qubit splitting and/or direct measurement of χ.
II. TRANSMON DECAY RATE: EQUIVALENT NOISE CIRCUIT MODEL A. Dielectric loss
We consider the noise equivalent circuit model for the qubit as shown in Fig. S1 . This particular choice of representation is motivated by the following reasoning. Consider the total admittance of a parallel-plate capacitive element,
where A, d represent the area and the distance between the plates and (ω) denotes the permittivity associated with the dielectric between the plates. A lossy dielectric can be represented by a complex permittivity of the form * Electronic address: akamal@mit.edu † Current address: SLAC National Accelerator Laboratory, 2575 Sand Hill Road, Menlo Park, CA 94025, USA (ω) = (ω)+j (ω), which allows us to resolve the total admittance as a combination of a dispersive susceptance,
and a dissipative conductance,
The two branches of the noise admittance in Fig. S1 represent the real and imaginary part of the capacitive admittance seen by the qubit. The coupling between this noise admittance and the qubit can be described by an interaction Hamiltonian of the form,
where ϕ denotes the dimensionless flux/phase across the junction and I N denotes the amplitude of noise current associated with Y [ω]. Fermi's Golden Rule (FGR) allows us to calculate the decay (or transition) rate between the two levels of the qubit, g, e, due to perturbation by H I as Here | e|ϕ|g | denotes the magnitude of the (dimensionless) flux matrix element across the junction calculated between the qubit ground state |g and excited state |e . The S II [ω ge ] denotes the quantum spectral density of fluctuations associated with the current noise source in parallel with the noise resistance (Fig. S1 )
Using Eq. (S7) in Eq. (S5), we can write
where R Q = /(2e) 2 ≈ 1 kΩ is the superconducting resistance quantum.
Since a Josephson junction in the large E J /E C regime (transmon regime) can be modelled as a weakly anharmonic oscillator, there is an easy and straightforward method to evaluate the matrix elements of a transmonlike system using arguments pertinent for a harmonic oscillator. In the limit of weak anharmonicity (E C /ω ge 1), the nonlinearity of the transmon leads to only small corrections that can be ignored for our purpose. Hence,
where Φ
ZP F q
denotes the zero point flux-fluctuations of the transmon oscillator.
It is straightforward to generalize the matrix element calculation, as outlined above, to higher energy levels using again the harmonic oscillator intuition. This relies on using magnitude of zero point fluctuations as a natural scale to define flux and charge operators for the JJ oscillator just as position and momentum operators for a harmonic oscillator, i.e.,
Using this expression, one can easily write down the flux matrix element between levels n and n + 1 as
Similarly, using Q q = −iQ ZP F q (a−a † ), the charge matrix element between the transmon levels n and n + 1 can be written as
Using Eq. (S11) in Eq. (S8), we obtain Eq. (1) of the main text
where we have used E C = e 2 /(2C tot ) with C tot = C J + C S . The contributions of shunt capacitance C S and junction capacitance C J have been separated, using the parametrization [c.f. Eq. (S3) ],
and corresponding participation ratios
Note that here we have assumed C S , C J and Q S , Q J to be frequency independent -an assumption valid for most materials. For typical samples, C S ∼ 60−70 fF and C J ∼ 3 − 5 fF. Thus, p S p J and most of the dielectric loss is entirely accounted for by the external shunt capacitance. A more accurate estimation of participation ratios may be performed using electromagnetic simulation softwares such as HFSS.
B. Purcell loss
The Purcell effect is the spontaneous emission of photons from the qubit through the resonator. The resultant decay rate, taking into account only the fundamental mode of the resonator, is given as
. Here, κ denotes the resonator linewidth, g denotes the qubit-resonator coupling and ∆ = ω ge − ω res denotes the qubit-resonator detuning. All parameters required for calculating Γ Purcell are measured experimentally and are tabulated in Table S1 .
III. QUALITY FACTOR OF WITNESS RESONATORS
Measurement of quality factors on witness resonators, fabricated on the same wafers as transmon samples 4,6 (aluminum deposited in higher-vacuum MBE chamber, on annealed sapphire) and 3,5,7 (aluminum deposited in lower-vacuum conventional evaporator, on annealed sapphire), are compiled in Fig. S2 . The quality factors inferred from transmission measurements on CPW hanger resonators [3] were found to be in the range of (2−4)×10
10
- 1 between low power Q int for witness CPW resonators and Q diel ≥ 10 6 for transmons is in accordance with difference between relative surface participation ratios. It can be attributed to the difference in the gap size S between the center trace and the ground plane in CPW resonators (3 − 8 µm), and the gap between the shunt capacitor fingers (20 − 25 µm) in the transmon respectively. The role of surface participation has been highlighted in detailed studies performed exclusively on CPW resonators [3, [5] [6] [7] previously. Figure S3 shows images from atomic force microscopy performed on a typical sapphire wafer, before and after high-temperature anneal. The annealing was performed at 1100
• C in an atmosphere of N 2 : O 2 , 4 : 1. The annealed wafer was then cleaned in a 1 : 1 solution of H 2 O 2 : H 2 SO 4 . As evident from the images the annealing reduces the surface roughness of sapphire, potentially resulting in better interface quality post-metal deposition.
To complement the T 1 results obtained from qubit samples employed for annealing and deposition test described in the main text, we also used scanning transmission electron microscope (STEM) imaging to investigate the difference in quality of the films and interfaces between these samples. For this purpose, we used the representative samples enlisted below:
1. MBE annealed: An annealed sapphire substrate with an ultra-high-vacuum (UHV), electron-beamdeposited aluminum (MBE) film that was cofabricated with sample 6. Additional sample information is detailed in the manuscript text and in Table 1 .
Evaporated annealed:
An annealed sapphire substrate with a high-vacuum, electron-beamdeposited aluminum (conventional evaporator) film that was co-fabricated with sample 7. Additional sample information is detailed in the manuscript text and in Table 1. 3. Evaporated non-annealed: A non-annealed sapphire substrate with a double-angle evaporation of high-vacuum, electron-beam-deposited aluminum (conventional evaporator) that was deposited concurrently with Josephson junction growth. This STEM sample was deposited on a wafer from the same fabrication run, and prepared in an identical manner, as samples 1 and 2. Figure 2 in the main text presents images of both annealed samples and included information on the aluminum grains and the aluminum-substrate interfaces. Figure S4 includes wider-area images of the aluminum grains for samples presented in the main text, as well as additional high-resolution views of the aluminumsapphire, aluminum-air, and sapphire-air interfaces for each of the three STEM samples described above. As a note, prior to preparation of the samples using focused ion beam cross sectioning, the top surface of each sample was coated with a thin layer of iridium (which appears as a dark thin film in the STEM images) as well as a thicker layer of protective platinum. Electron-energy loss spectroscopy (EELS) linescans also were collected for carbon, aluminum, and oxygen peaks across many of the interfaces. EELS linescans are not shown in this supplemental text; however, we summarize the main results of these studies here.
The wide-area images of the aluminum grains for each sample in Figs. S4(a,e,i) indicate that the MBE aluminum grains are larger than the evaporated aluminum grains, which is in line with our expectations based on the deposition rate and method. The substrate-aluminum interface for each sample is the critical interface of interest for the annealing test described in the main text. A key finding was that annealing the substrate provided a substantial improvement in coherence; further aluminum films grown on annealed substrates, irrespective of whether the aluminum was grown in a traditional evaporation chamber or a UHV MBE chamber, resulted in comparable qubit coherence. Figs. S4(b, f, j) detail the interfacial film at the substrate-aluminum interface for the MBE annealed sample (no interface), the evaporated annealed sample (0.5 nm thick interface), and evaporated non-annealed sample (1.2 nm thick interface), respectively. The sharp interface for the MBE annealed sample is exactly as expected: a sharp transition from aluminum + oxygen in the sapphire substrate to aluminum in the MBE aluminum film, as confirmed by the EELS profile study along this interface. For both evaporated samples (annealed and non-annealed), the EELS data indicates that there again is no carbon present in the interfacial layer of either sample; correspondingly, this indicates that the interfacial layer is not hydrocarbon based. The interfacial layer of each evaporated sample does contain both oxygen and aluminum. From this data, it remains unclear whether the interfacial layer only is comprised of aluminum and oxygen, or whether there would be a non-hydrocarbon-based contribution to the layer. The aluminum-air interfaces for each sample are shown in Figs. S4(c,g,k) . EELS data at each interface indicates the presence of both aluminum and oxygen in the interfacial layer, which is consistent with an expected self-passivating aluminum oxide of approximately 3 nm in thickness. The substrate-air interfacial thicknesses were also comparable in all samples [ Figs. S4(d,h,l) ]. EELS data collected for the MBE annealed and evaporated annealed samples at this interface showed no presence of carbon, while aluminum and oxygen both were found within the interfacial layer.
